Skip to main content
placeholder image

Current mode implementation of shunting inhibition

Conference Paper


Abstract


  • In this paper we present a current-mode VLSI implementation of shunting inhibition. Our approach uses translinear circuit design techniques using MOS transistors operating in the subthreshold region. Compared to previous implementations our design achieves a larger dynamic range and also clearly demonstrates the dependence of the spatio-temporal response of the network on the input light mean-intensity. A 64-cell one-dimensional array of the SI circuit has been implemented and fabricated in a 2μ CMOS process. Hspice simulation results as well as test results obtained from the chip are presented and discussed.

Publication Date


  • 1997

Citation


  • Moini, A., Bouzerdoum, A., & Eshraghian, K. (1997). Current mode implementation of shunting inhibition. In Proceedings - IEEE International Symposium on Circuits and Systems Vol. 1 (pp. 557-560).

Scopus Eid


  • 2-s2.0-0030661073

Start Page


  • 557

End Page


  • 560

Volume


  • 1

Abstract


  • In this paper we present a current-mode VLSI implementation of shunting inhibition. Our approach uses translinear circuit design techniques using MOS transistors operating in the subthreshold region. Compared to previous implementations our design achieves a larger dynamic range and also clearly demonstrates the dependence of the spatio-temporal response of the network on the input light mean-intensity. A 64-cell one-dimensional array of the SI circuit has been implemented and fabricated in a 2μ CMOS process. Hspice simulation results as well as test results obtained from the chip are presented and discussed.

Publication Date


  • 1997

Citation


  • Moini, A., Bouzerdoum, A., & Eshraghian, K. (1997). Current mode implementation of shunting inhibition. In Proceedings - IEEE International Symposium on Circuits and Systems Vol. 1 (pp. 557-560).

Scopus Eid


  • 2-s2.0-0030661073

Start Page


  • 557

End Page


  • 560

Volume


  • 1