Skip to main content
placeholder image

A low cost soft mapper for turbo equalization with high order modulation

Conference Paper


Download full-text (Open Access)

Abstract


  • In an MMSE based turbo equalization system, a soft mapper calculates the symbol mean and variance based on extrinsic Log-Likelihood-Ratios (LLRs) information coming from a Soft-Input Soft-Output (SISO) decoder. In this paper, we investigate the complexity of this module, and in particular, we employ a 3-segment linear approximation approach to calculate the mean and variance of data symbols from LLRs. For FPGA and VLSI implementation, we propose novel piecewise linear functions which map LLR to the mean and variance directly without the use of any two-variable-input multipliers. Simulation results for 16-QAM and 64-QAM show that the no multiplier approach has close BER performance to the 3-segment linear approximation approach with multipliers. © 2012 IEEE.

UOW Authors


  •   Fang, Licai (external author)
  •   Guo, Qinghua
  •   Huang, Defeng (David) (external author)
  •   Nordholm, Sven (external author)

Publication Date


  • 2012

Citation


  • Fang, L., Guo, Q., Huang, D. & Nordholm, S. (2012). A low cost soft mapper for turbo equalization with high order modulation. ISOCC 2012 - 2012 International SoC Design Conference (pp. 305-308). USA: IEEE.

Scopus Eid


  • 2-s2.0-84873962775

Ro Full-text Url


  • http://ro.uow.edu.au/cgi/viewcontent.cgi?article=1419&context=eispapers

Ro Metadata Url


  • http://ro.uow.edu.au/eispapers/414

Has Global Citation Frequency


Start Page


  • 305

End Page


  • 308

Place Of Publication


  • USA

Abstract


  • In an MMSE based turbo equalization system, a soft mapper calculates the symbol mean and variance based on extrinsic Log-Likelihood-Ratios (LLRs) information coming from a Soft-Input Soft-Output (SISO) decoder. In this paper, we investigate the complexity of this module, and in particular, we employ a 3-segment linear approximation approach to calculate the mean and variance of data symbols from LLRs. For FPGA and VLSI implementation, we propose novel piecewise linear functions which map LLR to the mean and variance directly without the use of any two-variable-input multipliers. Simulation results for 16-QAM and 64-QAM show that the no multiplier approach has close BER performance to the 3-segment linear approximation approach with multipliers. © 2012 IEEE.

UOW Authors


  •   Fang, Licai (external author)
  •   Guo, Qinghua
  •   Huang, Defeng (David) (external author)
  •   Nordholm, Sven (external author)

Publication Date


  • 2012

Citation


  • Fang, L., Guo, Q., Huang, D. & Nordholm, S. (2012). A low cost soft mapper for turbo equalization with high order modulation. ISOCC 2012 - 2012 International SoC Design Conference (pp. 305-308). USA: IEEE.

Scopus Eid


  • 2-s2.0-84873962775

Ro Full-text Url


  • http://ro.uow.edu.au/cgi/viewcontent.cgi?article=1419&context=eispapers

Ro Metadata Url


  • http://ro.uow.edu.au/eispapers/414

Has Global Citation Frequency


Start Page


  • 305

End Page


  • 308

Place Of Publication


  • USA